qiurui
/
asterinas
mirror of https://github.com/asterinas/asterinas.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Make riscv64's `PageTableEntry::set_prop` recognize A/D bit

This commit is contained in:
Zejun Zhao 2025-10-29 20:50:27 +08:00 committed by Tate, Hongliang Tian
parent 9c70ac0f0a
commit 431b6fdff7
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
ostd/src/arch/riscv/mm/mod.rs
View File

@ -253,6 +253,12 @@ impl PageTableEntryTrait for PageTableEntry {
| parse_flags!(prop.flags.bits(), PageFlags::R, PageTableFlags::READABLE)
| parse_flags!(prop.flags.bits(), PageFlags::W, PageTableFlags::WRITABLE)
| parse_flags!(prop.flags.bits(), PageFlags::X, PageTableFlags::EXECUTABLE)
| parse_flags!(
prop.flags.bits(),
PageFlags::ACCESSED,
PageTableFlags::ACCESSED
)
| parse_flags!(prop.flags.bits(), PageFlags::DIRTY, PageTableFlags::DIRTY)
| parse_flags!(
prop.priv_flags.bits(),
PrivFlags::USER,