Zhang Junyang
|
8148072984
|
Upgrade the `riscv` crate to fix the ssoft handling
3c61863630
|
2025-11-14 10:14:03 +08:00 |
Ruihan Li
|
121da78aa2
|
Revise names and comments in `ostd::arch`
|
2025-11-12 14:43:14 +08:00 |
Zejun Zhao
|
431b6fdff7
|
Make riscv64's `PageTableEntry::set_prop` recognize A/D bit
|
2025-10-31 08:52:34 +08:00 |
Ruihan Li
|
9c70ac0f0a
|
Mark `sync_dma_range` as `unsafe`
|
2025-10-30 17:04:45 +08:00 |
Zejun Zhao
|
6af524b451
|
Support RISC-V Sv39 Paging mode
|
2025-10-30 14:51:37 +08:00 |
Zejun Zhao
|
79992c66de
|
Implement fallible memory operations on RISC-V platform
|
2025-10-30 11:27:08 +08:00 |
Zejun Zhao
|
bfcb1d2c00
|
Implement `DmaStream::sync` on RISC-V platforms
|
2025-10-30 10:47:53 +08:00 |
Ruihan Li
|
3673049620
|
Resolve minor issues in `ostd::src::arch`
|
2025-10-16 21:46:40 +09:00 |
Ruihan Li
|
652657fba5
|
Drop duplicate public re-exports
|
2025-09-10 12:10:40 +08:00 |
Zhe Tang
|
e11227c8da
|
Move the `AVAIL1` flag from `PageFlags` to `PrivilegedPageFlags` in `PageProperty`
|
2025-09-05 10:47:43 +08:00 |
Ruihan Li
|
3b606f5b6c
|
Use `size_of`/`align_of` in the prelude
|
2025-09-04 09:26:56 +08:00 |
Chen Chengjun
|
9507475102
|
Fix RISCV clippy warnings
|
2025-08-19 19:20:54 +08:00 |
Ruihan Li
|
e4fafb13b1
|
Add atomic operations for VM readers/writers
|
2025-08-14 11:59:05 +08:00 |
Zejun Zhao
|
19f7eea68b
|
Don't assume SVPBMT's existence
|
2025-08-06 02:11:21 +08:00 |
Ruihan Li
|
780b35848e
|
Remove `SameSizeAs`
|
2025-06-25 15:57:23 +08:00 |
Zhang Junyang
|
2c917ba383
|
Unify page table template parameters
|
2025-06-12 22:34:46 +08:00 |
Zejun Zhao
|
14b8c48859
|
Adjust RISC-V's implementation for recent changes
|
2025-04-18 13:26:16 +08:00 |
Ruihan Li
|
1a1d9bfb60
|
Split `ostd/util.rs`
|
2025-04-15 09:15:22 +08:00 |
Fabing Li
|
cbb4b4e631
|
Fix lint errors
|
2025-02-27 11:36:41 +08:00 |
Chen Chengjun
|
5834f299bc
|
Fix a potential race condition during PTE read/write operations
|
2025-02-20 22:36:35 +08:00 |
Zhang Junyang
|
87ee88da8c
|
Alloc-free boot page table
This PR uses an unused bit to differentiate allocated boot PT frames,
so that there's no need of a buffer to remember and deallocate frames.
|
2025-01-02 10:41:51 +08:00 |
YanWQ-monad
|
4fa0e6334b
|
Add RISC-V base support
|
2024-09-30 10:02:08 +08:00 |