asterinas/ostd/src
Zejun Zhao 431b6fdff7 Make riscv64's `PageTableEntry::set_prop` recognize A/D bit 2025-10-31 08:52:34 +08:00
..
arch Make riscv64's `PageTableEntry::set_prop` recognize A/D bit 2025-10-31 08:52:34 +08:00
boot Use `IoMem<Sensitive>` in local APIC 2025-10-28 09:12:02 +08:00
cpu Implement `IdSet::iter_in` 2025-10-25 11:23:13 +08:00
io Use `IoMem<Sensitive>` in I/O APIC 2025-10-28 09:12:02 +08:00
irq Add RISC-V PLIC support 2025-10-24 16:28:41 +08:00
mm Mark `sync_dma_range` as `unsafe` 2025-10-30 17:04:45 +08:00
sync Add the `IdSet<I>` utility type 2025-10-22 14:29:52 +08:00
task Implement `IdSet::iter_in` 2025-10-25 11:23:13 +08:00
timer Make per-CPU callbacks explicit 2025-09-20 11:50:50 +08:00
util Implement `IdSet::iter_in` 2025-10-25 11:23:13 +08:00
bus.rs Extract `PciDeviceLocation` in ostd into PCI component 2025-09-21 10:32:23 +08:00
console.rs
coverage.rs Use official minicov and add unit test for coverage feature 2025-07-22 10:31:56 +08:00
error.rs Remove some variants in `ostd::Error` 2025-07-15 23:05:30 +08:00
ex_table.rs Use exception table to recover in RISC-V page fault handler 2025-10-30 11:27:08 +08:00
lib.rs Reunify the style of defining `arch` modules 2025-10-30 17:04:45 +08:00
logger.rs Polish the Rust doc of OSTD's logger module 2025-08-12 10:55:24 +08:00
panic.rs Rename ostd::trap to ostd::irq 2025-09-19 15:05:50 +08:00
prelude.rs Unify address and size APIs for memory objects 2025-09-02 17:53:55 +08:00
smp.rs Implement `IdSet::iter_in` 2025-10-25 11:23:13 +08:00
user.rs Drop duplicate public re-exports 2025-09-10 12:10:40 +08:00