Claudiu Beznea 515f05da37 clk: renesas: r9a08g045: Add clock and reset support for ETH0 and ETH1 ... RZ/G3S has 2 Gigabit Ethernet interfaces available. Add clock and reset support for both of them. Signed-off-by: Claudiu Beznea <claudiu.beznea.uj@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/r/20231207070700.4156557-3-claudiu.beznea.uj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>		2023-12-13 20:05:55 +01:00
..
Kconfig	clk: renesas: Add minimal boot support for RZ/G3S SoC	2023-10-10 09:29:48 +02:00
Makefile	clk: renesas: Add minimal boot support for RZ/G3S SoC	2023-10-10 09:29:48 +02:00
clk-div6.c	…
clk-div6.h	…
clk-emev2.c	…
clk-mstp.c	…
clk-r8a73a4.c	…
clk-r8a7740.c	…
clk-r8a7778.c	…
clk-r8a7779.c	…
clk-rz.c	…
clk-sh73a0.c	…
r7s9210-cpg-mssr.c	…
r8a774a1-cpg-mssr.c	clk: renesas: rcar-gen3: Add ADG clocks	2023-08-15 11:34:43 +02:00
r8a774b1-cpg-mssr.c	clk: renesas: rcar-gen3: Add ADG clocks	2023-08-15 11:34:43 +02:00
r8a774c0-cpg-mssr.c	clk: renesas: rcar-gen3: Add ADG clocks	2023-08-15 11:34:43 +02:00
r8a774e1-cpg-mssr.c	clk: renesas: rcar-gen3: Add ADG clocks	2023-08-15 11:34:43 +02:00
r8a779a0-cpg-mssr.c	…
r8a779f0-cpg-mssr.c	…
r8a779g0-cpg-mssr.c	clk: renesas: r8a779g0: Add PCIe clocks	2023-11-20 09:17:15 +01:00
r8a7742-cpg-mssr.c	…
r8a7743-cpg-mssr.c	…
r8a7745-cpg-mssr.c	…
r8a7790-cpg-mssr.c	…
r8a7791-cpg-mssr.c	…
r8a7792-cpg-mssr.c	…
r8a7794-cpg-mssr.c	…
r8a7795-cpg-mssr.c	clk: renesas: r8a7795: Constify r8a7795_*_clks	2023-09-26 09:38:00 +02:00
r8a7796-cpg-mssr.c	clk: renesas: rcar-gen3: Add ADG clocks	2023-08-15 11:34:43 +02:00
r8a77470-cpg-mssr.c	…
r8a77965-cpg-mssr.c	clk: renesas: rcar-gen3: Add ADG clocks	2023-08-15 11:34:43 +02:00
r8a77970-cpg-mssr.c	…
r8a77980-cpg-mssr.c	…
r8a77990-cpg-mssr.c	clk: renesas: rcar-gen3: Add ADG clocks	2023-08-15 11:34:43 +02:00
r8a77995-cpg-mssr.c	clk: renesas: rcar-gen3: Add ADG clocks	2023-08-15 11:34:43 +02:00
r9a06g032-clocks.c	clk: renesas: r9a06g032: Name anonymous structs	2023-09-18 10:05:23 +02:00
r9a07g043-cpg.c	clk: renesas: rzg2l: Refactor SD mux driver	2023-10-10 09:16:11 +02:00
r9a07g044-cpg.c	clk: renesas: rzg2l: Refactor SD mux driver	2023-10-10 09:16:11 +02:00
r9a08g045-cpg.c	clk: renesas: r9a08g045: Add clock and reset support for ETH0 and ETH1	2023-12-13 20:05:55 +01:00
r9a09g011-cpg.c	…
rcar-cpg-lib.c	clk: renesas: rcar-gen3: Extend SDnH divider table	2023-10-05 13:44:34 +02:00
rcar-cpg-lib.h	…
rcar-gen2-cpg.c	…
rcar-gen2-cpg.h	…
rcar-gen3-cpg.c	…
rcar-gen3-cpg.h	…
rcar-gen4-cpg.c	…
rcar-gen4-cpg.h	…
rcar-usb2-clock-sel.c	…
renesas-cpg-mssr.c	…
renesas-cpg-mssr.h	…
rzg2l-cpg.c	clk: renesas: rzg2l: Check reset monitor registers	2023-12-13 20:05:36 +01:00
rzg2l-cpg.h	clk: renesas: Add minimal boot support for RZ/G3S SoC	2023-10-10 09:29:48 +02:00