qiurui
/
rv1126-uboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rockchip: rk3308: switch VCCIO3 voltage controlled by io_vsel3 

According to the description of GRF_SON_CON0, the voltage of
VCCIO3(which is the concern of emmc/flash/sfc controller) will
indicate by GPIO0_A4 or io_vsel3. The SOC defaults use GPIO0_A4
to indicate power supply voltage for VCCIO3 by hardware, then
we can switch to io_vsel3 after system power on, and release
GPIO0_A4 for other usage.

Change-Id: Ia18617ef765b8ff019748acd30ece0ca8cd51045
Signed-off-by: Andy Yan <andy.yan@rock-chips.com>
This commit is contained in:
Andy Yan 2018-07-09 10:16:40 +08:00 committed by Kever Yang
parent 5c6b26af20
commit 3d460b4c20
1 changed files with 48 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

48
arch/arm/mach-rockchip/rk3308/rk3308.c
View File

@ -7,6 +7,7 @@
#include <asm/io.h>
#include <asm/arch/grf_rk3308.h>
#include <asm/arch/hardware.h>
#include <asm/gpio.h>
#include <debug_uart.h>
#ifdef CONFIG_ARM64
@ -73,6 +74,53 @@ enum {
UART2_IO_SEL_USB,
};
enum {
IOVSEL3_CTRL_SHIFT = 8,
IOVSEL3_CTRL_MASK = BIT(8),
VCCIO3_SEL_BY_GPIO = 0,
VCCIO3_SEL_BY_IOVSEL3,
IOVSEL3_SHIFT = 3,
IOVSEL3_MASK = BIT(3),
VCCIO3_3V3 = 0,
VCCIO3_1V8,
};
/*
* The voltage of VCCIO3(which is the voltage domain of emmc/flash/sfc
* interface) can indicated by GPIO0_A4 or io_vsel3. The SOC defaults
* use GPIO0_A4 to indicate power supply voltage for VCCIO3 by hardware,
* then we can switch to io_vsel3 after system power on, and release GPIO0_A4
* for other usage.
*/
#define GPIO0_A4 4
int rk_board_init(void)
{
static struct rk3308_grf * const grf = (void *)GRF_BASE;
u32 val;
int ret;
ret = gpio_request(GPIO0_A4, "gpio0_a4");
if (ret < 0) {
debug("request for gpio0_a4 failed:%d\n", ret);
return ret;
}
gpio_direction_input(GPIO0_A4);
if (gpio_get_value(GPIO0_A4))
val = VCCIO3_SEL_BY_IOVSEL3 << IOVSEL3_CTRL_SHIFT |
VCCIO3_1V8 << IOVSEL3_SHIFT;
else
val = VCCIO3_SEL_BY_IOVSEL3 << IOVSEL3_CTRL_SHIFT |
VCCIO3_3V3 << IOVSEL3_SHIFT;
rk_clrsetreg(&grf->soc_con0, IOVSEL3_CTRL_MASK | IOVSEL3_MASK, val);
return 0;
}
void board_debug_uart_init(void)
{
static struct rk3308_grf * const grf = (void *)GRF_BASE;