clk: rockchip: rk3568: Ungate PCIe30phy refclk_m and refclk_n
Change-Id: I718f280cd78235131f3f3ef76e17e498a6e4db8e Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
This commit is contained in:
parent
cd282fabfa
commit
d504dfb2b1
|
|
@ -493,6 +493,8 @@ static int rk3568_pmuclk_probe(struct udevice *dev)
|
|||
priv->ppll_hz = PPLL_HZ;
|
||||
}
|
||||
|
||||
/* Ungate PCIe30phy refclk_m and refclk_n */
|
||||
rk_clrsetreg(&priv->pmucru->pmu_clkgate_con[2], 0x3 << 13, 0 << 13);
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
|
|
|||
Loading…
Reference in New Issue