qiurui
/
rv1126-uboot
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

rockchip: rk3128: enable GICv2 irq support 

Change-Id: I5bfffa770ca04d7077031cd25345f93d58ba5c6e
Signed-off-by: Joseph Chen <chenjh@rock-chips.com>
This commit is contained in:
Joseph Chen 2017-10-16 19:48:29 +08:00 committed by Kever Yang
parent 6d0f6303ec
commit f3d84b4a51
2 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm/mach-rockchip/Kconfig
View File

@ -14,6 +14,7 @@ config ROCKCHIP_RK3036
config ROCKCHIP_RK3128 config ROCKCHIP_RK3128
bool "Support Rockchip RK3128" bool "Support Rockchip RK3128"
select CPU_V7 select CPU_V7
select GICV2
help help
The Rockchip RK3128 is a ARM-based SoC with a quad-core Cortex-A7 The Rockchip RK3128 is a ARM-based SoC with a quad-core Cortex-A7
including NEON and GPU, Mali-400 graphics, several DDR3 options including NEON and GPU, Mali-400 graphics, several DDR3 options

2
include/configs/rk3128_common.h
View File

@ -26,6 +26,8 @@
#define CONFIG_SYS_INIT_SP_ADDR 0x60100000 #define CONFIG_SYS_INIT_SP_ADDR 0x60100000
#define CONFIG_SYS_LOAD_ADDR 0x60800800 #define CONFIG_SYS_LOAD_ADDR 0x60800800
#define GICC_BASE 0x1013A000
#define GICD_BASE 0x10139000
#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* 64M */ #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* 64M */