77 lines
2.2 KiB
C
77 lines
2.2 KiB
C
/*
|
|
* (C) Copyright 2008-2016 Fuzhou Rockchip Electronics Co., Ltd
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _DRM_MODES_H
|
|
#define _DRM_MODES_H
|
|
|
|
#define DRM_MODE_TYPE_BUILTIN BIT(0)
|
|
#define DRM_MODE_TYPE_CLOCK_C (BIT(1) | DRM_MODE_TYPE_BUILTIN)
|
|
#define DRM_MODE_TYPE_CRTC_C (BIT(2) | DRM_MODE_TYPE_BUILTIN)
|
|
#define DRM_MODE_TYPE_PREFERRED BIT(3)
|
|
#define DRM_MODE_TYPE_DEFAULT BIT(4)
|
|
#define DRM_MODE_TYPE_USERDEF BIT(5)
|
|
#define DRM_MODE_TYPE_DRIVER BIT(6)
|
|
|
|
/* Video mode flags */
|
|
/* bit compatible with the xorg definitions. */
|
|
#define DRM_MODE_FLAG_PHSYNC (1 << 0)
|
|
#define DRM_MODE_FLAG_NHSYNC (1 << 1)
|
|
#define DRM_MODE_FLAG_PVSYNC (1 << 2)
|
|
#define DRM_MODE_FLAG_NVSYNC (1 << 3)
|
|
#define DRM_MODE_FLAG_INTERLACE (1 << 4)
|
|
#define DRM_MODE_FLAG_DBLSCAN (1 << 5)
|
|
#define DRM_MODE_FLAG_CSYNC (1 << 6)
|
|
#define DRM_MODE_FLAG_PCSYNC (1 << 7)
|
|
#define DRM_MODE_FLAG_NCSYNC (1 << 8)
|
|
#define DRM_MODE_FLAG_HSKEW (1 << 9) /* hskew provided */
|
|
#define DRM_MODE_FLAG_BCAST (1 << 10)
|
|
#define DRM_MODE_FLAG_PIXMUX (1 << 11)
|
|
#define DRM_MODE_FLAG_DBLCLK (1 << 12)
|
|
#define DRM_MODE_FLAG_CLKDIV2 (1 << 13)
|
|
|
|
#define DRM_MODE_CONNECTOR_Unknown 0
|
|
#define DRM_MODE_CONNECTOR_VGA 1
|
|
#define DRM_MODE_CONNECTOR_DVII 2
|
|
#define DRM_MODE_CONNECTOR_DVID 3
|
|
#define DRM_MODE_CONNECTOR_DVIA 4
|
|
#define DRM_MODE_CONNECTOR_Composite 5
|
|
#define DRM_MODE_CONNECTOR_SVIDEO 6
|
|
#define DRM_MODE_CONNECTOR_LVDS 7
|
|
#define DRM_MODE_CONNECTOR_Component 8
|
|
#define DRM_MODE_CONNECTOR_9PinDIN 9
|
|
#define DRM_MODE_CONNECTOR_DisplayPort 10
|
|
#define DRM_MODE_CONNECTOR_HDMIA 11
|
|
#define DRM_MODE_CONNECTOR_HDMIB 12
|
|
#define DRM_MODE_CONNECTOR_TV 13
|
|
#define DRM_MODE_CONNECTOR_eDP 14
|
|
#define DRM_MODE_CONNECTOR_VIRTUAL 15
|
|
#define DRM_MODE_CONNECTOR_DSI 16
|
|
|
|
#define DRM_EDID_PT_HSYNC_POSITIVE (1 << 1)
|
|
#define DRM_EDID_PT_VSYNC_POSITIVE (1 << 2)
|
|
#define DRM_EDID_PT_SEPARATE_SYNC (3 << 3)
|
|
#define DRM_EDID_PT_STEREO (1 << 5)
|
|
#define DRM_EDID_PT_INTERLACED (1 << 7)
|
|
|
|
struct drm_display_mode {
|
|
/* Proposed mode values */
|
|
int clock; /* in kHz */
|
|
int hdisplay;
|
|
int hsync_start;
|
|
int hsync_end;
|
|
int htotal;
|
|
int vdisplay;
|
|
int vsync_start;
|
|
int vsync_end;
|
|
int vtotal;
|
|
int vrefresh;
|
|
int vscan;
|
|
unsigned int flags;
|
|
int picture_aspect_ratio;
|
|
};
|
|
|
|
#endif
|