It fixes SPL compile issue after PCI enabled. Signed-off-by: Joseph Chen <chenjh@rock-chips.com> Change-Id: Ic3d4a464defd2074be083effd25f513ae19d2e01